Power Minimization by Simultaneous Dual-Kh Assignment and Gate-sizing
نویسندگان
چکیده
Gate-sizing is an effective technique to optimize CMOS circuits for dynamic power dissipation and performance while dual-V,h (threshold voltage) CMOS is ideal for leakage power reduction in low voltage circuits. This paper focuses on simultaneous dual-V,h assignment and gate-sizing t o minimize the total power dissipation while maintaining high performance. An accurate power dissipation model that includes short-circuit, switching, and leakage power is derived and used in our optimization. Results show that more than 20% and 40% power reductions are achievable for circuits at high and low switching activities, respectively, compared to single Iow-V,,, CMOS circuits while maintaining performance.
منابع مشابه
Power Minimization by Simultaneous Dual - Vth Assignment and Gate -
|Gate-sizing is an eeective technique to optimize CMOS circuits for dynamic power dissipation and performance while dual-V th (threshold voltage) CMOS is ideal for leakage power reduction in low voltage circuits. This paper focuses on simultaneous dual-V th assignment and gate-sizing to minimize the total power dissipation while maintaining high performance. An accurate power dissipation model ...
متن کاملOptimal Gate Sizing with Multiple Vt Assignment using Generalized Lagrangian Relaxation
Simultaneous gate sizing with multiple Vt assignment for optimal delay and power is a complicated task in modern custom designs. In this work, we make the key contribution of a novel gate-sizing and multi-Vt assignment technique based on generalized Lagrangian Relaxation. Experimental results show that our technique has linear runtime and memory usage, and can optimally tune circuits with over ...
متن کاملSimultaneous Delay, Yield, and Total Power Optimization in Deep-submicron Cmos Technology Using Gate-sizing, Threshold Voltage Assignment, Nodal Control, and Technology Mapping
The aggressive scaling of CMOS technology below 90nm brings forth many great new physical challenges that must be addressed in the forefront of the design cycle. In addition to meeting the usual timing and dynamic/switching power budgets, designers must also now carefully consider issues such as leakage current/power, crosstalk noise, electromigration, IR drop, and even manufacturing process va...
متن کاملSimultaneous Due Date Assignment and Lot Sizing with Uncertain Flow Times
Due date assignment for customer orders has been studied in various productionenvironments using different modeling approaches. In this paper the researchers consider aproduction system in which the orders of several customers are produced in a single batch because ofthe economy of scale. If a batch is completed before receiving customer orders, inventory carryingcost is incurred but if it is c...
متن کاملSimultaneous Voltage Scaling and Gate Sizing for Low-Power Design
This paper presents a new approach using simultaneous voltage-scaling and gate-sizing for low power without violating the timing constraints. We provide the problem formulation in this application, and propose algorithms for single voltagescaling, single gate-sizing, and their simultaneous manipulation. We target a globally optimal solution by showing how the power optimization is related to th...
متن کامل